Answers are grounded in this paper and cite their sources.
In a memory that uses byte-organized memory chips, each containing b (≥2) output bits, a single chip failure is likely to affect many bits within a byte. Single byte error correcting–double byte error detecting codes (SbEC–DbED codes) are used in this kind of memory system to increase reliability.
No takes yet. Share an insight, caveat, or question.
Kaneda et al. (1982) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: