this paper we describe (1) the CfflRAM architecture, (2) a working 8Kbit prototype, (3) a full scale CfflRAM designed in a 4Mbit DRAM process, and (4) CfflRAM applications.
No takes yet. Share an insight, caveat, or question.
Elliott et al. (1992) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: