A successive approximation register for N bit A/D converters is presented. It codes the possible 2N conversion output values with the minimum number of FF (log2N), as it is nonredundant and very simple. It allows area optimisation and minor code probability error.
No takes yet. Share an insight, caveat, or question.
Rossi et al. (1996) studied this question.