What question did this study set out to answer?

To develop a low-power, 10-Gb/s phase-locked clock and data recovery circuit employing a multiphase LC oscillator and a half-rate phase/frequency detector with automatic data retiming.

January 1, 2003IEEE Journal of Solid-State Circuits

A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector

View Full Paper

Ask AI

Bookmark

Authors

JSJafar SavojRambus (United Kingdom)BRBehzad RazaviUniversity of California, Los Angeles

Discussion

Member takes

Implication

Experimental demonstration reveals low-jitter 10-Gb/s clock and data recovery in 0.18-μm CMOS, indicating viable low-power receiver architectures for high-speed optical networks.

Key Points

To develop a low-power, 10-Gb/s phase-locked clock and data recovery circuit employing a multiphase LC oscillator and a half-rate phase/frequency detector with automatic data retiming.
Fabricated the circuit in 0.18-μm CMOS technology across an active die area of 1.75 × 1.55 mm² operating from a 1.8-V supply.
Integrated a half-rate binary phase/frequency detector with a multiphase LC oscillator to perform automatic data retiming.
Tested performance characteristics using a 2²³−1 pseudorandom bit sequence.
Demonstrated a capture range of 1.43 GHz and a bit error rate of 10⁻⁹ under a 2²³−1 pseudorandom bit sequence.
Achieved timing precision with an rms jitter of 0.8 ps and a peak-to-peak jitter of 9.9 ps.
Recorded a power dissipation of 91 mW from the 1.8-V supply, excluding output buffers.

Cite This Study

Savoj et al. (2003) studied this question.

synapsesocial.com/papers/6a71ff7ffebe604dd70a643c https://doi.org/10.1109/jssc.2002.806284

View Full Paper

Ask AI

Bookmark

Implication

Experimental demonstration reveals low-jitter 10-Gb/s clock and data recovery in 0.18-μm CMOS, indicating viable low-power receiver architectures for high-speed optical networks.

A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector

Discussion

Member takes

Implication

Key Points

Cite This Study

A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector

Discussion

Member takes

Implication

Key Points

Cite This Study

Also Consider

Also Consider