Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

1. 1Design and FPGA Evaluation of a Multi-Operand Extension Mechanism for Tightly Coupled RISC-V Processors2026
2. 2Enable Lightweight and Precision-Scalable Posit/IEEE-754 Arithmetic in RISC-V Cores for Transprecision Computing2025
3. 332-bit RISC-V Processor with Switchable Floating Point ALU2026
4. 4Evaluating and Enhancing Performance through Macro-Op Fusion Optimization with RISC-V2024
5. 5RISC-V Instruction Fetch Architecture Optimized for Harsh Environments2026