Slow input ramp effects in delay evaluation on CMOS structures are considered. Corrections of previously defined closed-form equations are proposed, allowing accurate evaluation of delays in a large range of configurations. The expressions obtained remain sufficiently manageable to be used in an automatic data-path sizing tool.>
No takes yet. Share an insight, caveat, or question.
Auvergne et al. (1990) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: