Answers are grounded in this paper and cite their sources.
The ALERT system converts preliminary high-level descriptions of computers into logic. The input to ALERT depicts the architecture of a proposed machine in a form of Iverson notation. As output, the architecture is "compiled" into Boolean equations, which may then be converted into standard computer circuits.
No takes yet. Share an insight, caveat, or question.
Friedman et al. (1969) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: