Answers are grounded in this paper and cite their sources.
High-performance bottom-gate 2D-layered (PEA) ₂ SnI ₄ field-effect transistors have been fabricated using PVA/CL-PVP as gate dielectric layers.
No takes yet. Share an insight, caveat, or question.
Zhang et al. (2019) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: