Answers are grounded in this paper and cite their sources.
A printed circuit board via is analyzed as a collection of sections bounded by grounded planes. A semianalytical expression for the capacitance of such a section is deduced and numerically adapted to solutions obtained with the finite-element method. For high permittivities, one may also estimate the capacitance of a via terminating at a dielectric interface.
No takes yet. Share an insight, caveat, or question.
Stén et al. (1999) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: