A general method for handling partial products in a parallel multiplier is proposed. It leads to a network of AND gates and full adders, availables as i.c.s which can have an operation time of less than 10 ns per bit of the result.
No takes yet. Share an insight, caveat, or question.
R. De Mori (1969) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: