Answers are grounded in this paper and cite their sources.
Circuit evaluation demonstrates increased throughput in a 63-bit current mode logic population counter, suggesting wave pipelining enhances speed without extra storage elements.
Wave pipelining is a technique for pipelining digital systems that can increase clock frequency in practical circuits without increasing the number of storage elements. In wave pipelining, multiple coherent waves of data are sent through a block of combinational logic by applying new inputs faster than the delay through the logic. The throughput of a 63-b CML (current mode logic) population counter was increased from 97 to 250 MHz using wave pipelining. The internal circuit is flow-through combinational logic. Novel CAD methods have balanced all input-to-output paths to about the same delay. This allows multiple data waves to propagate in sequence when the circuit is clocked faster than its propagation delay.>
No takes yet. Share an insight, caveat, or question.
Wong et al. (1992) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: