Answers are grounded in this paper and cite their sources.
A 1 × 8 element III-V photodetector/silicon bipolar circuit receiver array has been fabricated using a selfaligning, low parasitic, flipchip solder bond hybridisation process. Receiver elements operate at data rates up to 1 Gbit/s with an input sensitivity of −23dBm at 1.3μm wavelength, and with negligible interchannel crosstalk. An overall delay of 1.5 ns was measured between optical input and digital output.
No takes yet. Share an insight, caveat, or question.
Wieland et al. (1991) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: