Answers are grounded in this paper and cite their sources.
This highly parallel DSP architecture based on a short-vector memory system incorporates techniques found in general-purpose computing. It promises sustained performance close to its peak computational rates of 900 MFLOPS (32-bit floating-point) or 3.6 BOPS (16-bit fixed-point).
No takes yet. Share an insight, caveat, or question.
Fridman et al. (2000) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: