Answers are grounded in this paper and cite their sources.
We report an 8-GHz clock-rate, second-order continuous-time /spl Sigma/-/spl Delta/ analog-digital converter (ADC) that achieves 57.4-, 51.7-, and 40.2-dB SNR at signal sampling rates of 125, 250, and 500 Ms/s, respectively. The integrated circuit occupied 1.45-mm/sup 2/ die area, contains 76 transistors, is fabricated in an InP-based HBT technology, and dissipates /spl sim/1.8 W. We also study the effect of excess delay on modulator performance, and show that excess delay does not affect performance as long as the centroid-in-time of the digital-analog converter pulse remains stationary.
No takes yet. Share an insight, caveat, or question.
Krishnan et al. (2003) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: