Answers are grounded in this paper and cite their sources.
A technique to achieve highly linear scaling of differential currents in CMOS technology is presented. It is based on operation in weak or moderate inversion, and features performance improvements over previous proposals aimed to the same goal, like reduced supply voltage requirements, increased power efficiency, and avoidance of bulk effect. As an example, this technique is applied to attain continuous tuning for two novel voltage-to-current converters, achieving highly linear programmable transconductance over a rail-to-rail input range. Both implementations fabricated in a 0.5-μmCMOS technology using a dual supply of±1.5 V achieve a THD of$-$60 dB with differential input swings of 6Vₚₚ(i.e., twice the supply voltage). The area and power consumption are 0.12mm²and 2.6 mW for the first implementation and 0.11mm²and 2.2 mW for the second one, respectively.
No takes yet. Share an insight, caveat, or question.
López‐Martín et al. (2008) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: