This paper presents an analytical model of transient latchup in bulk CMOS that predicts the time-dependent current and voltage characteristics of the parasitic p-n-p-n structure. Not only does the model describe the conditions for transient latchup, but it also predicts a previously unreported phenomenon of dynamic recovery, which we have verified experimentally. Compact Stability criteria are presented for the p-n-p-n structure that delineate the roles of ramp rate and circuit parameters.
No takes yet. Share an insight, caveat, or question.
Troutman et al. (1983) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: