What does this research mean for the field?

A newly designed reconfigurable electro-optic photonic integrated circuit architecture, utilizing amorphous silicon and cascaded multimode interference structures, successfully performs dynamic 1 × 4 optical routing in numerical simulations while maintaining CMOS compatibility. Novelty: ClaimNovelty.METHODOLOGICAL. Consensus alignment: ConsensusAlignment.NEUTRAL.

What question did this study set out to answer?

To design and numerically validate a compact, CMOS-compatible electro-optic photonic integrated circuit architecture capable of dynamic 1 × 4 optical routing.

August 31, 2026MicromachinesOpen Access

A Reconfigurable Electro-Optic Photonic Integrated Circuit Architecture

View Full Paper

Ask AI

Bookmark

To design and numerically validate a compact, CMOS-compatible electro-optic photonic integrated circuit architecture capable of dynamic 1 × 4 optical routing.
Engineered an optical routing circuit based on electro-optic phase shifters, cascaded multimode interference couplers, and self-imaging theory in an amorphous silicon platform.
Optimized circuit parameters using the beam propagation method.
Validated optical switching behavior and electro-optical performance using finite-difference time-domain simulations and multiphysics modeling.
Simulations validated the functional performance of the individual electro-optic building blocks.
The integrated architecture achieved dynamic 1 × 4 optical routing within a fabrication-ready layout suitable for standard semiconductor processing.

Discussion

No takes yet. Share an insight, caveat, or question.

Implication

Numerical simulation study demonstrates dynamic 1 × 4 optical routing in an amorphous silicon platform, indicating a scalable, CMOS-compatible pathway for ultrafast reconfigurable photonics.

Cite This Study

Lourenço et al. (2026) studied this question.

synapsesocial.com/papers/6a95427bf20e493292a74c5a https://doi.org/10.3390/mi17091035

View Full Paper

Ask AI

Bookmark

Implication

Numerical simulation study demonstrates dynamic 1 × 4 optical routing in an amorphous silicon platform, indicating a scalable, CMOS-compatible pathway for ultrafast reconfigurable photonics.

A Reconfigurable Electro-Optic Photonic Integrated Circuit Architecture

Key Points

Discussion

Implication

Cite This Study

A Reconfigurable Electro-Optic Photonic Integrated Circuit Architecture

Key Points

Discussion

Implication

Cite This Study

Also Consider

Also Consider