Answers are grounded in this paper and cite their sources.
A new switched-capacitor delay circuit which uses only a single amplifier and is insensitive to capacitor mismatch and stray capacitance is proposed. The insensitivity to capacitor mismatch permits the use of very small-valued capacitors so that the chip area can be reduced by device scaling as the feature sizes are reduced due to improvements in technology. Tapped analogue delay lines using such delay elements would be ideal for realising programmable and adaptive filters and equalisers in analogue LSI.
No takes yet. Share an insight, caveat, or question.
K. Nagaraj (1984) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: