By replacing the NAND SR latch at the output stage of a conventional sense amplifier-based flip-flop (SAFF) by two N-C2MOS latches, the operating speed of the flip-flop is enhanced by 63% and the power-delay-product is reduced by 28%.
No takes yet. Share an insight, caveat, or question.
Kim et al. (2000) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: