Answers are grounded in this paper and cite their sources.
An analytic current-voltage model for submicrometer fully-depleted (FD) silicon-on-insulator (SOI) MOSFET's is presented. This model takes into account the source/drain series resistances which can be especially high in thin film SOI devices. The effect of drain induced conductivity enhancement is also included, which is important for submicrometer channels. The model is verified by comparison to measured SOI I-V characteristics. Good agreement is obtained for SOI film thicknesses ranging from 40 to 220 nm and effective channel lengths down to 0.25 μm.
No takes yet. Share an insight, caveat, or question.
Hsiao et al. (1994) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: