This paper analyzes both experimentally and by simulation the impact of traps on the transfer characteristics of tunnel-FETs (TFETs). The interface trap density in vertical heterojunction TFETs is varied by annealing in hydrogen or deuterium ambient. We show that a high-interface trap density (~2×1012/cm2) results in a peak current in the device transfer characteristic at low-gate bias due to surface generation of carriers. The passivation of interface traps to state-of-the-art densities near 1-2×1011/cm2reduces this peak, but improves only marginally the overall subthreshold swing, indicating that the trap-assisted tunneling responsible for the swing degradation is mainly occurring through bulk traps in these devices.
No takes yet. Share an insight, caveat, or question.
Vandooren et al. (2014) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: