Answers are grounded in this paper and cite their sources.
Using oxide isolation, ISL gates can be fabricated without the relative slow lateral pnp transistor which is inevitable in pn-isolated processes. Now the clamping action is provided either by a fast vertical pnp only, or a reverse operated npn. Using a 1.2 µm thick epilayer and 3 µm minimum dimensions, propagation delay times of 0.7 ns are obtained at a current level of 200 µA per gate.
No takes yet. Share an insight, caveat, or question.
Lohstroh et al. (1981) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: