Connecting a built-in current sensor in the design bulk of a digital system increases sensitivity for detecting transient upsets in combinational and sequential logic. SPICE simulations validate this approach and show only minor penalties in terms of area, performance, and power consumption
No takes yet. Share an insight, caveat, or question.
Neto et al. (2006) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: