Improvement in retention time of metal–ferroelectric–metal– insulator–semiconductor structures using MgO doped Ba0.7Sr0.3TiO3 insulator layer

We report the results of the fabrication and characterization of Pt/Bi3.35La0.85Ti3O12 (BLT)/LaNiO3 (LNO)/Ba0.7Sr0.3TiO3 (BST)/Si metal–ferroelectric–metal–insulator–semiconductor (MFMIS) structures for ferroelectric memory field effect transistor applications. The BLT films were deposited on LNO/BST/Si using the metalorganic decomposition method and annealed by rapid thermal annealing (RTA) process at 600 °C for 3 min. The ratio of remanent polarization to saturation polarization (Pr/Ps) increases with reducing area ratio, AF/AI. A large memory window of 3.1 V can be obtained for a small AF/AI ratio. By the utilization of 5 mol % MgO doped BST insulator layer, LNO bottom electrode layer for BLT, and small area ratio, AF/AI=1/12 in the MFMIS structure, large Pr/Ps ratio in BLT film and low leakage current and good capacitance matching of the ferroelectric and the insulator in the MFMIS structures have been achieved and, hence, long data retention time >106 s has been obtained in this study. Experimental results demonstrate the significant progress in increase of the retention time of these structures, which make them attractive for practical ferroelectric memory field effect transistor applications.