Impact of the spacer dielectric constant on parasitic RC and design guidelines to optimize DC/AC performance in 10-nm-node Si-nanowire FETs, Hong, Jae-Ho, Lee, Sang-Hyun, Kim, Ye-Ram, Jeong, Eui-Young, Yoon, Jun-Sik, Lee, Jeong-Soo, Baek, Rock-Hyun, Jeong, Yoon-Ha
No takes yet. Share an insight, caveat, or question.
Hong et al. (2015) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: