This is the authors' abstract. We don't add key points for this paper.
In this work, a ten-way power-combined power amplifier is designed using a load modulated balanced amplifier (LMBA)-based architecture. To provide the required magnitude and phase controls between the main and control-signal paths of the LMBA, an unequal power splitter and a phase compensation network are proposed. As proof of concept, the designed power amplifier is implemented in a 45-nm SOI CMOS process. At 40 GHz, it delivers a 25.1 dBmPₛₐₜwith a peak power-added efficiency (PAE) of 27.9%. At 6-dB power back-off level, it achieves 1.39 times drain efficiency enhancement over an ideal Class-B power amplifier. Using a 200-MHz single-carrier 64-QAM signal, the designed amplifier delivers an average output power of 16.5 dBm with a PAE of 13.1% at an EVMrmsof −23.9 dB and ACPR of −25.3 dBc. The die size, including all testing pads, is only 1.92 mm2. To the best of the authors’ knowledge, compared with the other recently published silicon-based LMBAs, this design achieves the highestPₛₐₜ.
Answers are grounded in this paper and cite their sources.
No takes yet. Share an insight, caveat, or question.
Chen et al. (2023) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: