An input queueing ATM switch architecture employing the contention resolution called ‘scheduling algorithm’ is described. A high efficiency of over 90% can be achieved without any considerable increase in the amount of hardware or contention control speed.
No takes yet. Share an insight, caveat, or question.
Haruhiko Obara (1991) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: