PulseExploreJournal ClubDebatesTrendingResearchersJournals
Instagram
HomeExploreJournal ClubTrending
Synapse
⌘+K
Synapse
May 12, 20243 citations

Design Framework for Ferroelectric Gate Stack Engineering of Vertical NAND Structures for Efficient TLC and QLC Operation

View Full Paper
Ask AI
Bookmark
Share

Authors

DDDipjyoti DasLFLance FernandesPRPrasanna Venkatesan Ravindran

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Das et al. (2024) studied this question.

synapsesocial.com/papers/68e6a752b6db64358762acedhttps://doi.org/10.1109/imw59701.2024.10536982
View Full Paper
Ask AI
Bookmark
Share