Answers are grounded in this paper and cite their sources.
This paper presents a flexible fully integrated 4-bit successive approximation register (SAR) analog-to-digital converter (ADC), which is fabricated by unipolar n -type indium-zinc-oxide thin-film transistors. A bootstrap switch and a comparator with a pre-amplifier are proposed and employed to realize the SAR ADC. The fabricated SAR ADC achieves a sampling rate of up to 20 kHz and a peak signal-to-noise and distortion ratio of 22.9 dB, corresponding to an effective-number-of-bits of 3.52 bits. The static performance of −0.58/+0.37 LSB DNL and −0.49/+0.39 LSB INL is achieved.
No takes yet. Share an insight, caveat, or question.
Chen et al. (2024) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: