Optimization of 8T SRAM BIT-Cell Design

In this paper, the simulation result reveals that write failure exists on the original two-port bitcell and with the optimized design, the write ability is improved by >66% over the normal 6T SRAM bitcell. A composite failure mode for 8T SRAM write operation was proposed according to the simulation data. Besides, the advantage of two-port SRAM, that the separated read port has no impact on write margin (WRM), has been clarified by decoupled circuit simulation for the first time. Simulations are performed using cadence virtuoso tool.