Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
November 1, 2000IEEE Journal of Solid-State Circuits

Low-power area-efficient high-speed I/O circuit techniques

View Full Paper
Ask AI
Bookmark
Share

Authors

MLM.-J.E. LeeStanford UniversityWDWilliam J. DallyCalifornia Institute of TechnologyPCPatrick Yin ChiangFudan University

Discussion

Loading...

Member takes

Implication

Key Points

Key points are not available for this paper at this time.

Cite This Study

Lee et al. (2000) studied this question.

synapsesocial.com/papers/6a0fe671d13714ec96fec807https://doi.org/10.1109/4.881204
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Matching properties of MOS transistors1989 · 3,327 citations
  2. 2Low-jitter process-independent DLL and PLL based on self-biased techniques1996 · 793 citations
  3. 3A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor1996 · 644 citations
  4. 4A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter1999 · 111 citations