A latch has been developed which is suitable for use in a high-speed Josephson latching-logic computer. Measurements on a test chip incorporating latch circuits have shown that the flip-flop is capable of changing states in ~120 ps and that races can be prevented by deriving timing information from the AC power waveform. Details of the design and experimental results are given.
No takes yet. Share an insight, caveat, or question.
A. Davidson (1978) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: