In digital circuits there is typically a delay between the occurrence of a fault and the first error in the output. This delay is the error latency of the fault. A model to characterize the error latency of a fault in a sequential circuit is presented.
No takes yet. Share an insight, caveat, or question.
Shedletsky et al. (1976) studied this question.
Synapse has enriched one closely related paper. Consider it for comparative context: