Describes the design and implementation of a bipolar subnanosecond gate arrays with a complexity up to 700 gates. There are three different basic arrays with either 24 or 36 cells or 24 cells plus a 128 bit RAM. Each cell has the logic power of a small MSI. The masterslice is ECL compatible.
No takes yet. Share an insight, caveat, or question.
Braeckelmann et al. (1979) studied this question.
Synapse has enriched 2 closely related papers on similar clinical questions. Consider them for comparative context: