Answers are grounded in this paper and cite their sources.
A new set of boundary conditions is proposed which allows Monte Carlo (MC) calculations to be carried out accurately in preselected regions of a device structure, thus avoiding impractically long computation time. This technique has been applied to three different silicon device structures: an n-p junction, a 0.3-µm basewidth n+-n-n+diode, and an n+-p-n-n+bipolar-transistor structure with a 0.1-µm basewidth. The results indicate difficulties with the MC method when applied to regions where a large retarding field exists. A comparison of the results where both the entire device structure can be analyzed and the "regional" MC calculation can be performed, using the proposed boundary conditions, shows good agreement. The computation time using the regional approach, however, is substantially less.
No takes yet. Share an insight, caveat, or question.
Nguyen et al. (1985) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: