Answers are grounded in this paper and cite their sources.
A CMOS switched capacitor instrumentation amplifier is presented. Offset is reduced by an auto-zero technique and effects due to charge injection are attenuated by a special amplifier configuration. The circuit which is realized in a 4-/spl mu/m double poly process has an offset (/spl tau/) of 370 /spl mu/V, an rms input referred integrated noise (0.5 -f/sub c//2) of 79 /spl mu/V, and consumes only 21 /spl mu/W (f/sub c/ = 8 kHz, V/sub DD/ = 3 V).
No takes yet. Share an insight, caveat, or question.
Degrauwe et al. (1985) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: