A fully integrated 5 V-to-3.3 V supply voltage regulator for application in digital IC's has been designed in a 3.3 V 0.5 /spl mu/m CMOS process. The regulator is able to deliver peak current transients of 300 mA, while the output voltage remains within a margin of 10% around the nominal value. The circuit draw's a static quiescent current of 750 /spl mu/A during normal operation, and includes a power-down mode with only 10 /spl mu/A current consumption. The die area is 1 mm/sup 2/, and can be scaled proportional to the maximum peak current. Special precautions have been taken to allow 5 V in the 3.3 V process.
No takes yet. Share an insight, caveat, or question.
Besten et al. (1998) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: