A 8-bit subranging converter (ADC) has been realized in a 3-/spl mu/m silicon gate, double-polysilicon capacitor CMOS process. The ADC uses 31 comparators and is capable of conversion rates to 8 MHz at V/SUB DD/=5 V. Die size is 3.2/spl times/2.2 mm/SUP 2/.
No takes yet. Share an insight, caveat, or question.
Dingwall et al. (1985) studied this question.
Synapse has enriched 3 closely related papers on similar clinical questions. Consider them for comparative context: