A technique to design fault-locatable combinational switching circuits is given. The networks resulting from the application of the proposed technique have at most three levels of gates.
No takes yet. Share an insight, caveat, or question.
S.M. Reddy (1972) studied this question.