Answers are grounded in this paper and cite their sources.
A new multistage operational amplifier topology requires only N-2 embedded compensation networks for N gain stages. The compensation circuits do not load the output stage, and noninverting gain stages are not required as in previous multistage approaches. Consequently, high gain, wide bandwidth, fast slewing, and excellent power efficiency are achieved. A low-power resistance-capacitance compensation technique assures stability and fast settling over process, voltage, and temperature variations. Implemented in a 0.6-/spl mu/m n-well CMOS process, a single ended three-stage prototype dissipates 6.9 mW at 3.0 V with 102 dB gain, 47 MHz bandwidth, and 69 V//spl mu/s average slew rate with 40 pF load.
No takes yet. Share an insight, caveat, or question.
Ng et al. (1999) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: