Answers are grounded in this paper and cite their sources.
An amorphous silicon (a-Si) shift register is described. By integrating this shift register design with an array of a-Si drivers, the cost/complexity of the interface to the array is significantly reduced, without trading off speed. Circuit design considerations unique to a-Si devices are also discussed along with their processing.>
No takes yet. Share an insight, caveat, or question.
Costa et al. (1994) studied this question.
Synapse has enriched 10 related papers. Consider them for comparative context: