This work concerns the development of a radiation hardness assurance methodology specially devoted to CMOS, JFET and bipolar transistors used in high total dose level environments. On the basis of recent studies, high temperature, high dose rate irradiations were performed. We propose a test procedure which combines high temperature irradiations and isochronal anneals for the qualification.
No takes yet. Share an insight, caveat, or question.
Flament et al. (1998) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: