The development of a high‐speed MISFET technology depends critically upon obtaining high quality MIS gate interfaces. In this paper, specific interface requirements are summarized, techniques for passivation are reviewed, a critical assessment is made of drain current drift models, and the importance of interface transport and device parasitics as primary impediments to the development of an MISFET technology are emphasized.
No takes yet. Share an insight, caveat, or question.
Wager et al. (1987) studied this question.