A 40 and 20 Gbit/s clock recovery IC has been realised by using a fully-balanced narrowband regenerative frequency divider with 0.2 µm AlGaAs/GaAs HEMTs. The recovered clock signal has a time jitter of 2 ps at 20 GHz. The 2 × 1.5 mm2 IC needs ~300 mW DC power at –3.3 V supply.
No takes yet. Share an insight, caveat, or question.
Wang et al. (1996) studied this question.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: