Key result
A configurable CMOS integrated circuit front-end for biopotential recording achieved a CMRR > 97 dB and 21 nV/√Hz input-referred noise while consuming 110-324 μW.
The developed CMOS integrated circuit provides a low-power, configurable front-end suitable for wearable physiological sensing applications like ECG.
May enable compact wearable ECG monitors; leaves open clinical validation and long-term reliability testing.
This paper presents a configurable CMOS integrated circuit front-end for the recording of a wide range of biopotentials (ExG). The system offers a choice between a single-differential or double-differential recording channel topology, wide continuously adjustable gain range (37-66 dB), selectable CMOS or BJT input stages, offset compensation, differential and buffered single-ended voltage output. Measured results from a prototype manufactured in 0.35 μm CMOS technology are presented. Practical recording examples of the electrocardiogram (ECG) and electromyogram (EMG) confirm its operation. The chip consumes between 110 and 324 μW depending on configuration, occupies a core area of 0.16 mm(2), achieves a CMRR > 97 dB , and 21 nV/√Hz input-referred noise. The chip is suited for combination with a microcontroller in long-term wearable physiological sensing applications.
No takes yet. Share an insight, caveat, or question.
Teng et al. (2014) studied this question. Configurable CMOS integrated circuit front-end was evaluated on Chip performance (power consumption, area, CMRR, noise). A configurable CMOS integrated circuit front-end for biopotential recording achieved a CMRR > 97 dB and 21 nV/√Hz input-referred noise while consuming 110-324 μW.
Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context: