Answers are grounded in this paper and cite their sources.
A dual active-capacitive-feedback compensation (DACFC) scheme for low-power three-stage amplifiers with large capacitive loads is presented in this paper. Dual high-speed active-capacitive-feedback paths enable the non-dominant complex poles of the amplifier to be located at high frequencies for bandwidth extension under low-power condition. The proposed DACFC amplifier also consists of two left-half-plane (LHP) zeros that relax the stability criteria for further improving the gain-bandwidth product (GBW) and reducing the required compensation capacitance of the amplifier. Moreover, the transient response of the DACFC amplifier is enhanced via the use of the small compensation capacitance and the presence of push-pull second and output stages.
No takes yet. Share an insight, caveat, or question.
Guo et al. (2010) studied this question.
Synapse has enriched 5 related papers. Consider them for comparative context: