Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
February 20, 2019IEEE Transactions on Power Electronics

Layout-Dominated Dynamic Current Imbalance in Multichip Power Module: Mechanism Modeling and Comparative Evaluation

View Full Paper
Ask AI
Bookmark
Share

Authors

ZZZheng ZengXLXiaoling Li

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Zeng et al. (2019) studied this question.

synapsesocial.com/papers/6ab76a1d16decf6e6cebc090https://doi.org/10.1109/tpel.2019.2900497
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1Three-Step Switching Frequency Selection Criteria for the Generalized CLLC-Type DC Transformer in Hybrid AC–DC Microgrid2019 · 36 citations
  2. 2Forced Current Balancing of Parallel-Connected SiC JFETs During Forward and Reverse Conduction Mode2016 · 46 citations
  3. 3A Novel DBC Layout for Current Imbalance Mitigation in SiC MOSFET Multichip Power Modules2016 · 117 citations
  4. 4Influences of Device and Circuit Mismatches on Paralleling Silicon Carbide MOSFETs2015 · 304 citations
  5. 5Effects of Auxiliary-Source Connections in Multichip Power Module2016 · 57 citations