Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
March 5, 2024IEICE Electronics ExpressOpen Access

A High-Output-Swing 64-Gb/s PAM-4 Transmitter with a 4-Tap Hybrid FFE in 28-nm CMOS

View Full Paper
Ask AI
Bookmark
Share

Authors

HXHua XuXZXuqiang ZhengZWZedong Wang

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Xu et al. (2024) studied this question.

synapsesocial.com/papers/68e75a0cb6db6435876d14fahttps://doi.org/10.1587/elex.21.20240104
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 4 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A 25Gb/s RX front-end with multi-stage linear equalizer and 3-tap speculative DFE in 65nm CMOS technology2022 · 10 citations
  2. 2A 56-Gbps PAM4 amplitude-rectification-based receiver with threshold adaptation and 1-tap DFE2021 · 7 citations
  3. 3Low jitter design for quarter-rate CDR of 100Gb/s PAM4 optical receiver2022 · 4 citations
  4. 4A 36-Gb/s 1.3-mW/Gb/s Duobinary-Signal Transmitter Exploiting Power-Efficient Cross-Quadrature Clocking Multiplexers With Maximized Timing Margin2018 · 32 citations