Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
February 29, 2024IEICE Electronics ExpressOpen Access

A 50Gb/s PAM4 receiver with mid-frequency compensation and decision jitter cancellation

View Full Paper
Ask AI
Bookmark
Share

Authors

YLYangyan LvSXSheng XieTianjin UniversityGQGuoxuan QinTianjin University of Technology

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Lv et al. (2024) studied this question.

synapsesocial.com/papers/68e76f9cb6db6435876e5093https://doi.org/10.1587/elex.21.20240059
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1A 48-Gb/s Baud-Rate PAM-4 Receiver Using Modified Time-Interpolated Latches2024 · 1 citations
  2. 2A 128-Gb/s PAM-4 Transmitter With Edge-Boosting Pulse Generator and Pre-Emphasis Asymmetric Fractional-Spaced FFE in 28-nm CMOS2025 · 4 citations
  3. 3A 48-Gb/s Baud-Rate PAM-4 Receiver With One-Tap Speculative DFE and Reused Comparators2024
  4. 4A 40-Gb/s PAM-3 Receiver With Modified Summer-Merged Slicers and PRTS Checker2024 · 7 citations
  5. 5A high-output-swing 64-Gb/s PAM-4 transmitter with a 4-tap hybrid FFE in 28-nm CMOS2024 · 4 citations