Synapse
⌘+K
Synapse
PulseExploreClubsResearchersJournals
Instagram
HomeClubsExplore
June 1, 1974IEEE Transactions on Electron Devices

Graphical design and iterative analysis of the DC parameters of GaAs FET's

View Full Paper
Ask AI
Bookmark
Share

Authors

RFRichard B. FairUniversity of North Carolina at Charlotte

Discussion

Loading...

Member takes

Overview

Key Points

Key points are not available for this paper at this time.

Cite This Study

Richard B. Fair (1974) studied this question.

synapsesocial.com/papers/6a6fbe2de71d69abee082fe1https://doi.org/10.1109/t-ed.1974.17928
View Full Paper
Ask AI
Bookmark
Share

Also Consider

Synapse has enriched 5 closely related papers on similar clinical questions. Consider them for comparative context:

  1. 1An analysis of current saturation mechanism of junction field-effect transistors1970 · 27 citations
  2. 2Current saturation and small-signal characteristics of GaAs field-effect transistors1973 · 94 citations
  3. 3Harmonic distortion in the junction field-effect transistor with field-dependent mobility1972 · 6 citations
  4. 4A two-dimensional numerical FET model for DC, AC, and large-signal analysis1973 · 119 citations
  5. 5A Unipolar "Field-Effect" Transistor1952 · 669 citations